GTT3585

N AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET

N-CH	BV_{DSS}	20V
	$R_{DS(ON)}$	75mΩ
	I_D	3.5A
P-CH	BV_{DSS}	-20V
	$R_{DS(ON)}$	160mΩ
	I_D	-2.5A

Description

The GTT3585 provide the designer with best combination of fast switching, low on-resistance and cost-effectiveness.
The TSSOP-6 package is universally used for all commercial-industrial surface mount applications.

Features

*Low Gate Change
*Low On-resistance
*RoHS Compliant



Package Dimensions





REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	1.10 MAX.		L	0.45 REF.	
A1	0	0.10	L1	0.60 REF.	
A2	0.70	1.00	θ	0°	10°
c	0.12 REF.		b	0.30	0.50
D	2.70	3.10	e	0.95 REF.	
E	2.60	3.00	e1	1.90 REF.	
E1	1.40	1.80			

Absolute Maximum Ratings

Parameter	Symbol	Ratings		Unit
		N-channel	P-channel	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current[3]	I_D @T_A=25℃	3.5	-2.5	A
Continuous Drain Current[3]	I_D @T_A=70℃	2.8	-1.97	A
Pulsed Drain Current[1]	I_{DM}	10	-10	A
Total Power Dissipation	P_D @T_A=25℃	1.14		W
Linear Derating Factor		0.01		W/℃
Operating Junction and Storage Temperature Range	Tj, Tstg	-55 ~ +150		℃

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance Junction-ambient[3] Max.	Rthj-a	110	℃/W

N-Channel Electrical Characteristics (Tj = 25℃ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	20	-	-	V	V_{GS}=0, I_D=250uA
Breakdown Voltage Temperature Coefficient	$\triangle BV_{DSS}/\triangle Tj$	-	0.02	-	V/℃	Reference to 25℃, I_D=1mA
Gate Threshold Voltage	$V_{GS(th)}$	0.5	-	1.2	V	V_{DS}=V_{GS}, I_D=250uA
Forward Transconductance	g_{fs}	-	7	-	S	V_{DS}=5V, I_D=3A
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	V_{GS}= ±12V
Drain-Source Leakage Current(Tj=25℃)	I_{DSS}	-	-	1	uA	V_{DS}=20V, V_{GS}=0
Drain-Source Leakage Current(Tj=70℃)		-	-	10	uA	V_{DS}=16V, V_{GS}=0
Static Drain-Source On-Resistance[2]	$R_{DS(ON)}$	-	-	75	mΩ	V_{GS}=4.5V, I_D=3.5A
		-	-	125		V_{GS}=2.5V, I_D=1.2A
Total Gate Charge[2]	Q_g	-	4	7	nC	I_D=3A V_{DS}=16V V_{GS}=4.5V
Gate-Source Charge	Q_{gs}	-	0.7	-		
Gate-Drain (“Miller”) Change	Q_{gd}	-	2	-		
Turn-on Delay Time[2]	$T_{d(on)}$	-	6	-	ns	V_{DS}=15V I_D=1A V_{GS}=5V R_G=3.3Ω R_D=15Ω
Rise Time	T_r	-	8	-		
Turn-off Delay Time	$T_{d(off)}$	-	10	-		
Fall Time	T_f	-	3	-		
Input Capacitance	C_{iss}	-	230	370	pF	V_{GS}=0V V_{DS}=20V f=1.0MHz
Output Capacitance	C_{oss}	-	55	-		
Reverse Transfer Capacitance	C_{rss}	-	40	-		
Gate Resistance	R_g	-	1.1	1.7	Ω	f=1.0MHz

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Forward On Voltage[2]	V_{SD}	-	-	1.2	V	I_S=1.2A, V_{GS}=0V
Reverse Recovery Time	T_{rr}	-	16	-	ns	I_S=3A, V_{GS}=0V dI/dt=100A/μs
Reverse Recovery Charge	Q_{rr}	-	8	-	nC	

Notes: 1. Pulse width limited by Max. junction temperature.

2. Pulse width≦300us, duty cycle≦2%.

3. Surface mounted on 1 in^2 copper pad of FR4 board, t≦5sec; 180℃/W when mounted on Min. copper pad.

P-Channel Electrical Characteristics (Tj = 25℃ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-20	-	-	V	V_{GS}=0, I_D=-250uA
Breakdown Voltage Temperature Coefficient	$\triangle BV_{DSS}/\triangle Tj$	-	-0.01	-	V/℃	Reference to 25℃, I_D=-1mA
Gate Threshold Voltage	$V_{GS(th)}$	-	-	-1.2	V	V_{DS}=V_{GS}, I_D=-250uA
Forward Transconductance	g_{fs}	-	4.0	-	S	V_{DS}=-5V, I_D=-2A
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	V_{GS}= ±12V
Drain-Source Leakage Current(Tj=25℃)	I_{DSS}	-	-	-1	uA	V_{DS}=-20V, V_{GS}=0
Drain-Source Leakage Current(Tj=70℃)		-	-	-25	uA	V_{DS}=-16V, V_{GS}=0
Static Drain-Source On-Resistance[2]	$R_{DS(ON)}$	-	-	120	mΩ	V_{GS}=-10V, I_D=-2.8A
		-	-	160		V_{GS}=-4.5V, I_D=-2.5A
		-	-	300		V_{GS}=-2.5V, I_D=-2A
Total Gate Charge[2]	Q_g	-	5	8	nC	I_D=-2A V_{DS}=-16V V_{GS}=-4.5V
Gate-Source Charge	Q_{gs}	-	1	-		
Gate-Drain (“Miller”) Change	Q_{gd}	-	2	-		
Turn-on Delay Time[2]	$T_{d(on)}$	-	6	-	ns	V_{DS}=-10V I_D=-1A V_{GS}=-10V R_G=3.3Ω R_D=10Ω
Rise Time	T_r	-	17	-		
Turn-off Delay Time	$T_{d(off)}$	-	16	-		
Fall Time	T_f	-	5	-		
Input Capacitance	C_{iss}	-	270	430	pF	V_{GS}=0V V_{DS}=-20V f=1.0MHz
Output Capacitance	C_{oss}	-	70	-		
Reverse Transfer Capacitance	C_{rss}	-	55	-		

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Forward On Voltage[2]	V_{SD}	-	-	-1.2	V	I_S=-1.2A, V_{GS}=0V
Reverse Recovery Time[2]	T_{rr}	-	20	-	ns	I_S=-2A, V_{GS}=0V dI/dt=100A/μs
Reverse Recovery Charge	Q_{rr}	-	15	-	nC	

Notes: 1. Pulse width limited by Max. junction temperature.

2. Pulse width≦300us, duty cycle≦2%.

3. Surface mounted on 1 in^2 copper pad of FR4 board, t≦5sec; 180℃/W when mounted on Min. copper pad.

Characteristics Curve N-Channel



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. On-Resistance v.s. Gate Voltage



Fig 4. Normalized On-Resistance v.s. Junction Temperature



Fig 5. Forward Characteristics of Reverse Diode



Fig 6. Gate Threshold Voltage v.s. Junction Temperature

N-Channel



Fig 7. Gate Charge Characteristics



Fig 8. Typical Capacitance Characteristics



Fig 9. Maximum Safe Operating Area



Fig 10. Effective Transient Thermal Impedance



Fig 11. Transfer Characteristics



Fig 12. Gate Charge Waveform

P-Channel



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. On-Resistance v.s. Gate Voltage



Fig 4. Normalized On-Resistance v.s. Junction Temperature



Fig 5. Forward Characteristics of Reverse Diode



Fig 6. Gate Threshold Voltage v.s. Junction Temperature

P-Channel



Fig 7. Gate Charge Characteristics



Fig 8. Typical Capacitance Characteristics



Fig 9. Maximum Safe Operating Area



Fig 10. Effective Transient Thermal Impedance



Fig 11. Switching Time Waveform



Fig 12. Gate Charge Waveform

Head Office And Factory:
- **Taiwan**: No. 17-1 Tatung Rd. Fu Kou Hsin-Chu Industrial Park, Hsin-Chu, Taiwan, R. O. C.
  TEL : 886-3-597-7061 FAX : 886-3-597-9220, 597-0785
- **China**: (201203) No.255, Jang-Jiang Tsai-Lueng RD. , Pu-Dung-Hsin District, Shang-Hai City, China
  TEL : 86-21-5895-7671 ~ 4 FAX : 86-21-38950165