

## GSC3843

### HIGH PERFORMANCE CURRENT MODE CONTROLERS

#### Description



The GSC3843 is specifically designed for Off-Line and dc-to-dc converter applications offering the designer a cost-effective solution with minimal external components.

The GSC3843 has UVLO thresholds 8.5V (on) and 7.6V (off), ideally suited for off-line converters.

#### Features

- \*Trimmed Oscillator for Precise Frequency Control
- \*Oscillator Frequency Guaranteed at 250kHz
- \*Current Mode Operation to 500kHz
- \*Automatic Feed Forward Compensation
- \*latching PWM for Cycle-By-Cycle Current Limiting
- \*Internally Trimmed Reference with Undervoltage Lockout
- \*High Current Totem Pole Output
- \*Undervoltage Lockout with Hysteresis
- \*Low Startup and Operating Current

#### Package Dimensions



| REF. | Millimeter |      | REF. | Millimeter |      |
|------|------------|------|------|------------|------|
|      | Min.       | Max. |      | Min.       | Max. |
| A    | 5.80       | 6.20 | M    | 0.10       | 0.25 |
| B    | 4.80       | 5.00 | H    | 0.35       | 0.49 |
| C    | 3.80       | 4.00 | L    | 1.35       | 1.75 |
| D    | 0°         | 8°   | J    | 0.375 REF. |      |
| E    | 0.40       | 0.90 | K    | 45°        |      |
| F    | 0.19       | 0.25 | G    | 1.27 TYP.  |      |

| SOP-8L | Function               | Description   |
|--------|------------------------|---|
|        | Pin1: Compensation     | This pin is the Error Amplifier output and is made available for loop compensation.   |
|        | Pin2: Voltage Feedback | This is the inverting input of the Error Amplifier. It's normally connected to the Switching power supply output through a resistor divider.                      |
|        | Pin3: Current Sense    | A voltage proportional to inductor current is connected to this input .The PWM uses this information to terminate the output switch conduction.                   |
|        | Pin4: RT/CT            | The oscillator frequency and maximum output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground .Operation 500kHz is possible. |
|        | Pin5: Ground           | This pin is the combined control circuitry and power ground.  |
|        | Pin6: Output           | This output directly drives the gate of a power MOSFET. Peak currents up to 1 A are sourced and sunk by this pin.   |
|        | Pin7: Vcc              | This pin is the positive supply of the control IC.  |
|        | Pin8: Vref             | This is the reference output .It provides charging current for capacitor CT through resistor RT.  |

#### Absolute Maximum Ratings at Ta = 25°C

| Parameter                                 | Symbol  | Value       | Unit |
|---|---------|-------------|------|
| Total power Supply and Zener current      | (IC+Iz) | 30          | mA   |
| Output current, source or sink(note1)     | Io      | 1.0         | A    |
| Output energy(capacitive load per cycle)  | W       | 5.0         | μJ   |
| Current sense and voltage feedback inputs | Vin     | -0.3 to 5.5 | V    |
| Error Amplifier Output Sink Current       | Io      | 10          | mA   |

|  |                        |             |            |
|--|------------------------|-------------|------------|
| Power Dissipation at Thermal Characteristics | PD<br>P <sub>θJA</sub> | 1250<br>100 | mW<br>°C/W |
| Storage Temperature Range                    | T <sub>stg</sub>       | -65 to 150  | °C         |
| Operating Junction Temperature               | T <sub>J</sub>         | +150        | °C         |
| Operating ambient Temperature                | T <sub>A</sub>         | 0~+70       | °C         |

## Electrical Characteristics (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub>=15V [note 2], R<sub>T</sub>=10k, C<sub>T</sub>=3.3nF, unless otherwise specified)

| Parameter  | Symbol                    | Test Conditions  | Min  | Typ  | Max  | Unit  |
|--|---------------------------|--|------|------|------|-------|
| <b>Reference Section</b>                               |                           |  |      |      |      |       |
| Output Voltage   | VREF                      | T <sub>J</sub> =25°C, I <sub>o</sub> =1mA                          | 4.90 | 5    | 5.1  | V     |
| Line Regulation  | Regline                   | V <sub>CC</sub> =12V to 25V  | -    | 2.0  | 20   | mV    |
| Load Regulation  | Regload                   | I <sub>o</sub> =1mA to 20mA  | -    | 3.0  | 25   | mV    |
| Temperature Stability                                  | T <sub>s</sub>            | -  | -    | 0.2  | -    | mV/°C |
| Total Output Variation                                 | VREF                      | Line, Load, Temperature  | 4.82 | -    | 5.18 | V     |
| Output Noise Voltage                                   | V <sub>n</sub>            | F=10kHz to 10Hz, T <sub>J</sub> =25°C                              | -    | 50   | -    | μV    |
| Long Term Stability                                    | S                         | T <sub>A</sub> =125°C, 1000Hrs                                     | -    | 5    | -    | mV    |
| Output Short Circuit current                           | ISC                       | -  | -30  | -85  | -180 | mA    |
| <b>Oscillator Section</b>                              |                           |  |      |      |      |       |
| Frequency  |                           | T <sub>J</sub> =25°C   | 49   | 52   | 55   | KHz   |
|  |                           | T <sub>A</sub> =0°C to 70°C  | 48   | -    | 56   |       |
|  |                           | T <sub>J</sub> =25°C (R <sub>T</sub> =6.2k, C <sub>T</sub> =1.0nF) | 225  | 250  | 275  |       |
| Frequency Change with Voltage                          | Δfosc/ΔV                  | V <sub>CC</sub> =12V to 25V  | -    | 0.2  | 1.0  | %     |
| Frequency Change with Temperature                      | Δfosc/ΔT                  | T <sub>A</sub> = 0°C to 70 °C                                      | -    | 0.5  | -    | %     |
| Oscillator Voltage Swing(Peak to Peak)                 | VO <sub>SC</sub>          | -  | -    | 1.6  | -    | V     |
| Discharge Current                                      | I <sub>dischg</sub>       | T <sub>J</sub> =25°C   | 7.8  | 8.3  | 8.8  | mA    |
|  |                           | T <sub>A</sub> = 0°C to 70°C                                       | 7.6  | -    | 8.8  |       |
| <b>Error Amplifier Section</b>                         |                           |  |      |      |      |       |
| Voltage Feedback Input                                 | VFB                       | V <sub>o</sub> =2.5V   | 2.42 | 2.50 | 2.58 | V     |
| Input Bias Current                                     | I <sub>IB</sub>           | VFB=5.0V   | -    | -0.1 | -2.0 | μA    |
| Open Loop Voltage Gain                                 | AVOL                      | V <sub>o</sub> =2V to 4V   | 65   | 90   | -    | dB    |
| Unity Gain Bandwidth                                   | BW                        | T <sub>J</sub> =25°C   | 0.7  | 1.0  | -    | MHz   |
| Power Supply Rejection Ratio                           | PSRR                      | V <sub>CC</sub> =12V to 25V  | 60   | 70   | -    | dB    |
| Output Sink Current                                    | I <sub>sink</sub>         | V <sub>o</sub> =1.1V, VFB=2.7V                                     | 2.0  | 12   | -    | mA    |
| Output Source Current                                  | I <sub>source</sub>       | V <sub>o</sub> =5.0V, VFB=2.3V                                     | -0.5 | -1.0 | -    | mA    |
| Output Voltage Swing High State                        | V <sub>OH</sub>           | VFB=2.3V, R <sub>L</sub> =15K to GND                               | 5.0  | 6.2  | -    | V     |
| Output Voltage Swing Low State                         | V <sub>OL</sub>           | VFB=2.7V, R <sub>L</sub> =15K to Vref                              | -    | 0.8  | 1.1  | V     |
| <b>Current Sense section</b>                           |                           |  |      |      |      |       |
| Current Sense Input Voltage gain                       | A <sub>v</sub>            | (Note 3,4)   | 2.85 | 3.0  | 3.15 | V/V   |
| Maximum Current Sense Input Threshold                  | V <sub>th</sub>           | (Note 3)   | 0.9  | 1.0  | 1.1  | V     |
| Power Supply Rejection Ratio                           | PSRR                      | V <sub>CC</sub> = 12 to 25V (Note 3)                               | -    | 70   | -    | dB    |
| Input Bias Current                                     | I <sub>IB</sub>           | -  | -    | -2   | -10  | μA    |
| Propagation Delay                                      | T <sub>plh</sub> (in/out) | Current Sense Input to Output                                      | -    | 150  | 300  | ns    |
| Output Low Voltage                                     | V <sub>OL</sub>           | I <sub>sink</sub> =20mA  | -    | 0.1  | 0.4  | V     |
|  |                           | I <sub>sink</sub> =200mA   | -    | 1.6  | 2.2  | V     |
| Output High Level                                      | V <sub>OH</sub>           | I <sub>source</sub> =20mA  | 13   | 13.5 | -    | V     |
|  |                           | I <sub>source</sub> =200mA   | 12   | 13.4 | -    | V     |
| Output Voltage with UVLO Activated                     | V <sub>OL</sub> (UVLO)    | V <sub>CC</sub> =6.0V, I <sub>sink</sub> =1.0mA                    | -    | 0.1  | 1.1  | V     |
| Output Voltage Rise Time                               | t <sub>r</sub>            | T <sub>J</sub> =25°C, C <sub>L</sub> =1nF                          | -    | 50   | 150  | ns    |
| Output Voltage Fall Time                               | t <sub>r</sub>            | T <sub>J</sub> =25°C, C <sub>L</sub> =1nF                          | -    | 50   | 150  | ns    |
| <b>Under-Voltage Lockout Section</b>                   |                           |  |      |      |      |       |
| Startup Threshold                                      | V <sub>th</sub>           | -  | 7.8  | 8.4  | 9.0  | V     |
| Min. Operating Voltage After Turn-on(V <sub>CC</sub> ) | V <sub>CC(min)</sub>      | -  | 7.0  | 7.6  | 8.2  | V     |

| PWM Section                    |                    |                       |    |     |     |    |
|--------------------------------|--------------------|-----------------------|----|-----|-----|----|
| Maximum Duty Cycle             | DC(MAX)            | -                     | 94 | 96  | -   | %  |
| Minimum Duty Cycle             | DC(MIN)            | -                     | -  | -   | 0   | %  |
| Total Device                   |                    |                       |    |     |     |    |
| Power Startup Supply Current   | I <sub>CC+IC</sub> | V <sub>CC</sub> =14V  | -  | 0.2 | 0.3 | mA |
| Power Operating Supply Current | I <sub>CC+IC</sub> | Note 2                | -  | 12  | 17  | mA |
| Power Supply Zener Voltage     | V <sub>Z</sub>     | I <sub>CC</sub> =25mA | 30 | 36  | -   | V  |

Note 1: Maximum Package power dissipation limits must be observed.

Note 2: Adject V<sub>cc</sub> above the Startup threshold before setting to 15V.


Note 3: This parameter is measured at the latch trip point with V<sub>FB</sub>=0V.

Note 4: Comparator gain is defined as::


$$AV = \frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Sense Input}}$$

## Characteristics Curve


**Figure 1. Timing Resistor versus Oscillator Frequency**




**Figure 2. Output Deadtime versus Oscillator Frequency**















**Figure 3. Oscillator Discharge Current versus Temperature**







**Figure 4. Maximum Output Duty Cycle versus Timing Resistor**









## Application Information




## Slope Compensation Techniques






## Isolated MOSFET Drive and Current Transformer Sensing




## Latched Shutdown








### External Duty Cycle Clamp and Multi Unit Synchronization



$$f = 1.44 / ((RA + 2RB)C), \quad D_{max} = RB / (RA + 2RB)$$

### External Clock Synchronization



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of CT to go more than 300mV below ground

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of GTM.
- GTM reserves the right to make changes to its products without notice.
- GTM semiconductor products are not warranted to be suitable for use in life-support Applications, or systems.
- GTM assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.

**Head Office And Factory:**

- **Taiwan:** No. 17-1 Tatung Rd. Fu Kou Hsin-Chu Industrial Park, Hsin-Chu, Taiwan, R. O. C.
- TEL : 886-3-597-7061 FAX : 886-3-597-9220, 597-0785
- **China:** (201203) No.255, Jang-Jiang Tsai-Lueng RD. , Pu-Dung-Hsin District, Shang-Hai City, China
- TEL : 86-21-5895-7671 ~ 4 FAX : 86-21-38950165